Savari, S. A., Yazdi, S., Abedini, N., & Khatri, S. P.
(2012).On Optimal and Achievable Fix-Free Codes. 2011 IEEE INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY PROCEEDINGS (ISIT).
58(8), 5112-5129.
Khatri, S. P., Shenoy, N. V., Giomi, J. C., & Khouja, A.
(2017).Logic synthesis. Electronic Design Automation for IC Implementation, Circuit Design, and Process Technology.
(pp. 27-56).
CRC Press.
Bollapalli, K. C., Khatri, S. P., & Kish, L. B.
(2011).Digital Logic Using Non-DC Signals. Advanced Techniques in Logic Synthesis, Optimizations and Applications.
(pp. 383-400).
Springer New York.
Khatri, S. P., & Shenoy, N. V.
(2006).Logic synthesis. EDA for IC Implementation, Circuit Design, and Process Technology.
2-1-2-26.
Douglass, A. J., & Khatri, S. P.
(2017).Fast, Ring-Based Design of 3D Stacked DRAM. 2005 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS.
665-672.
Kumar, R., Khatri, S. P., & Preas, K.
(2013).Crosstalk Avoidance Codes for 3D VLSI. 2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS.
1673-1678.
Croix, J. F., & Khatri, S. P.
(2009).Introduction to GPU programming for EDA. 2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).
276-280.
Karkala, V., Bollapalli, K. C., Garg, R., & Khatri, S. P.
(2009).A PLL Design based on a Standing Wave Resonant Oscillator. 2005 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS.
511-516.
Garg, R., Mallarapu, G., Khatri, S. P., & IEEE, ..
(2008).A single-supply true voltage level shifter. 2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS.
858-863.
Kim, E., Jayakumar, N., Bhagwat, P., Selvarathinam, A., Choi, G., Khatri, S. P., & IEEE, ..
(2006).A high-speed fully-programmable VLSI decoder for regular LDPC codes. 2001 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS I-VI, PROCEEDINGS.
3423-3426.
Menendez, E. R., Maduike, D. K., Garg, R., & Khatri, S. P.
(2006).CMOS Comparators for High-Speed and Low-Power Applications. 2005 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS.
76-81.
Garg, R., Jayakumar, N., & Khatri, S. P.
(2006).On the Improvement of Statistical Timing Analysis. 2005 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS.
37-42.
Ahmad, S., Hursey, E., Jayakumar, N., Khatri, S. P., Balasubramanian, V., & Mahapatra, R.
(2005).X-Routing using Two Manhattan Route Instances. 2005 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS.
45-50.
Khatri, S. P., McMillan, K. L., Narayan, A., Brayton, R. K., Krishnan, S. C., & Sangiovanni-Vincentelli, A.
(1996).Engineering change in a non-deterministic FSM setting. 2007 44TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2.
451-456.
Brayton, R. K., Hachtel, G. D., Sangiovanni-Vincentelli, A., Somenzi, F., Aziz, A., Cheng, S., ... Villa, T.
(1996).VIS. AD-HOC, MOBILE, AND WIRELESS NETWORKS.
248-256.
Brayton, R. K., Hachtel, G. D., Sangiovanni-Vincentelli, A., Somenzi, F., Aziz, A., Cheng, S., ... Villa, T.
(1996).VIS: A system for verification and synthesis. AD-HOC, MOBILE, AND WIRELESS NETWORKS.
428-432.