VLSI implementation of a non-linear feedback shift register for high-speed cryptography applications Conference Paper uri icon

abstract

  • For secure high data-rate communications, fast key generation algorithms are crucial. In this paper, we present a VLSI implementation of a Non-Linear Feedback Shift Register (NLFSR) for cryptography applications. Unlike existing cryptographic key generation techniques, our NLFSR generates multiple (64 in our implementation) key bits in each clock cycle. This enables its use in secure, high speed communications. Our NLFSR is implemented using a plurality (3 in our implementation) of LFSRs. The outputs of 64 bits from each LFSR are combined using 64 encoded majority functions, where the majority function used for any bit is changed at every clock cycle. We demonstrate that our NLFSR can generate keys which may be used for OC-768 optical fiber communication, which operates at 40 Gbps. The keys from our NLFSR pass all the tests in the NIST suite, which is a defacto benchmark used in industry to evaluate the quality of ciphers. 2010 ACM.

name of conference

  • Proceedings of the 20th symposium on Great lakes symposium on VLSI

published proceedings

  • Proceedings of the 20th symposium on Great lakes symposium on VLSI

author list (cited authors)

  • Lin, P., & Khatri, S. P.

citation count

  • 1

complete list of authors

  • Lin, Pey-Chang Kent||Khatri, Sunil P

publication date

  • January 2010