Area-reducing sharing of mutually exclusive multiplier, MAC, adder and subtractor blocks Conference Paper uri icon


  • In the state-of-the-art digital designs, arithmetic blocks consume a major portion of the total area of the chip. Some of the most commonly used arithmetic operations are multiplication, multiply-accumulation (MAC), addition and subtraction. In this paper, we introduce a novel area-efficient architecture, which can share multiplier, MAC, adder and subtractor blocks which are used in a mutually exclusive manner. In our algorithm, we transform each of the above-mentioned arithmetic operations to a subset of the MAC operation. We implement the core functions of the multiply-accumulation block only once and reuse different parts of the core sub-blocks for all four operations with the help of multiplexers. This architecture can be used in the non-timing critical paths (also called area-critical paths) of the design, to save significant amount of area. Our experimental data shows that the proposed shared architecture results in about 35% area savings compared to the results obtained from a commercially available datapath synthesis tool.

published proceedings

  • Proceedings of the Fifth IASTED International Conference on Circuits, Signals, and Systems, CSS 2007

author list (cited authors)

  • Das, S., & Khatri, S. P.

complete list of authors

  • Das, S||Khatri, SP

publication date

  • December 2007