An Area-Efficient Ternary CAM Design Using Floating Gate Transistors
- Additional Document Info
- View All
© 2014 IEEE. This paper presents a Ternary Content-addressable Memory (TCAM) design which is based on the use of floating-gate (flash) transistors. TCAMs are extensively used in high speed IP networking, and are commonly found in routers in the internet core. Traditional TCAM ICs are built using CMOS devices, and a single TCAM cell utilizes 17 transistors. In contrast, our TCAM cell utilizes only 2 flash transistors, thereby significantly reducing circuit area. We cover the chip-level architecture of the TCAMIC briefly, focusing mainly on the TCAMblock which does fast parallel IP routing table lookup. Our flash based TCAM block is simulated in SPICE, and we show that it has a significantly lowered area compared to a CMOS based TCAMblock, with a speed that can meet current (∼400 Gb/s) data rates that are found in the internet core.
author list (cited authors)
Fedorov, V. V., Abusultan, M., & Khatri, S. P.