High-throughput VLSI Implementations of Iterative Decoders and Related Code Construction Problems Academic Article uri icon

abstract

  • We describe an efficient, fully-parallel Network of Programmable Logic Array (NPLA)-based realization of iterative decoders for structured LDPC codes. The LDPC codes are developed in tandem with the underlying VLSI implementation technique, without compromising chip design constraints. Two classes of codes are considered: one, based on combinatorial objects derived from difference sets and generalizations of non-averaging sequences, and another, based on progressive edge-growth techniques. The proposed implementation reduces routing congestion, a major issue not addressed in prior work. The operating power, delay and chip-size of the circuits are estimated, indicating that the proposed method significantly outperforms presently used standard-cell based architectures. The described LDPC designs can be modified to accommodate widely different requirements, such as those arising in recording systems, as well as wireless and optical data transmission devices. 2007 Springer Science+Business Media, LLC.

published proceedings

  • The Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology

altmetric score

  • 3

author list (cited authors)

  • Nagarajan, V., Laendner, S., Jayakumar, N., Milenkovic, O., & Khatri, S. P.

citation count

  • 5

complete list of authors

  • Nagarajan, Vijay||Laendner, Stefan||Jayakumar, Nikhil||Milenkovic, Olgica||Khatri, Sunil P

publication date

  • October 2007