Minimum Energy Near-Threshold Network of PLA Based Design Conference Paper uri icon


  • In recent times, there has been a significant growth in applications for battery powered portable electronics, as well as low power sensor networks. While sub-threshold circuit design approaches can reduce the power consumption significantly, a design operating at sub-threshold voltages is not necessarily optimal in terms of energy consumption. In this paper, we describe a, technique to find the energy optimum VDD value for a design, and show that for minimum energy consumption, the circuit should be operated at VDD values which are above the NMOS threshold voltage value. We study this problem in the context of designing a circuit using a network of dynamic NOR-NOR PLAs. 2005 IEEE.

name of conference

  • 2005 International Conference on Computer Design

published proceedings

  • 2005 International Conference on Computer Design

author list (cited authors)

  • Jayakumar, N., & Khatri, S. P.

citation count

  • 4

complete list of authors

  • Jayakumar, Nikhil||Khatri, Sunil P

publication date

  • January 2005