A design flow to optimize circuit delay by using standard cells and PLAs Conference Paper uri icon


  • This paper presents a design flow that optimizes a standard cell based circuit for performance by implementing critical paths in a Programmable Logic Array (PLA). Given a standard-cell based circuit as input, our approach iteratively extracts critical paths from this circuit, which are then implemented using a PLA circuit. PLAs are a good candidate for such an approach, since they exhibit a gradual increase in delay as additional vectors are added. In subsequent iterations, these critical paths are treated as don't cares, allowing the standard cell based design to be simplified after each iteration. The final design consists of a portion which is implemented using a PLA, and another portion which is implemented using standard cells. We demonstrate that on average, our approach can achieve about 22.5% improvement in the SPICE based delay of a design, along with a placed-and-routed area improvement of 11%. Copyright 2006 ACM.

published proceedings

  • Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI

author list (cited authors)

  • Garg, R., Jayakumar, N., Sanchez, M., Gupta, A., Gulati, K., & Khatri, S. P.

complete list of authors

  • Garg, R||Jayakumar, N||Sanchez, M||Gupta, A||Gulati, K||Khatri, SP

editor list (cited editors)

  • Qu, G., Ismail, Y. I., Vijaykrishnan, N., & Zhou, H.

publication date

  • November 2006


  • ACM  Publisher