Wang, Y., Chen, P. u., Hu, J., Li, G., & Rajendran, J.
(2018).The Cat and Mouse in Split Manufacturing. IEEE Transactions on Very Large Scale Integration Systems.
26(5), 805-817.
Yasin, M., Rajendran, J., Sinanoglu, O., & Karri, R.
(2016).On Improving the Security of Logic Locking. IEEE Transactions on Computer - Aided Design of Integrated Circuits and Systems.
35(9), 1411-1424.
Alagappan, M., Rajendran, J., Doroslovacki, M., & Venkataramani, G.
(2017).DFS covert channels on multi-core platforms. 2017 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC).
1-6.
Yasin, M., Sengupta, A., Nabeel, M. T., Ashraf, M., Rajendran, J., & Sinanoglu, O.
(2017).Provably-Secure logic locking: From theory to practice. Proceedings of the ACM Conference on Computer and Communications Security.
1601-1618.
Yasin, M., Mazumdar, B., Sinanoglu, O., & Rajendran, J.
(2016).CamoPerturb. 2007 IEEE/ACM International Conference on Computer-Aided Design.
1-8.
Yang, C., Liu, B., Li, H., Chen, Y., Wen, W., Barnell, M., Wu, Q., & Rajendran, J.
(2016).Security of neuromorphic computing. 2007 IEEE/ACM International Conference on Computer-Aided Design.
1-6.
Rostami, M., Koushanfar, F., Rajendran, J., & Karri, R.
(2013).Hardware security: Threat models and metrics. 2007 IEEE/ACM International Conference on Computer-Aided Design.
819-823.
Kannan, S., Rajendran, J., Karri, R., & Sinanoglu, O.
(2012).Engineering crossbar based emerging memory technologies. 2005 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS.
478-479.