Logic encryption: A fault analysis perspective Conference Paper uri icon


  • The globalization of Integrated Circuit (IC) design flow is making it easy for rogue elements in the supply chain to pirate ICs, overbuild ICs, and insert hardware trojans; the IC industry is losing approximately $4 billion annually [1], [2]. One way to protect the ICs from these attacks is to encrypt the design by inserting additional gates such that correct outputs are produced only when specific inputs are applied to these gates. The state-of-the-art logic encryption technique inserts gates randomly into the design [3] and does not necessarily ensure that wrong keys corrupt the outputs. Our technique ensures that wrong keys corrupt the outputs. We relate logic encryption to fault propagation analysis in IC testing and develop a fault analysis based logic encryption technique. This technique achieves 50% Hamming distance between the correct and wrong outputs (ideal case) when a wrong key is applied. Furthermore, this 50% Hamming distance target is achieved by using a smaller number of additional gates when compared to random logic encryption. 2012 EDAA.

name of conference

  • 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)

published proceedings

  • 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE)

altmetric score

  • 3

author list (cited authors)

  • Rajendran, J., Pino, Y., Sinanoglu, O., & Karri, R.

citation count

  • 94

complete list of authors

  • Rajendran, J||Pino, Y||Sinanoglu, O||Karri, R

publication date

  • January 2012