In-network monitoring and control policy for DVFS of CMP networks-on-chip and last level caches Academic Article uri icon


  • In chip design today and for a foreseeable future, the last-level cache and on-chip interconnect is not only performance critical but also a substantial power consumer. This work focuses on employing dynamic voltage and frequency scaling (DVFS) policies for networks-on-chip (NoC) and shared, distributed last-level caches (LLC). In particular, we consider a practical system architecture where the distributed LLC and the NoC share a voltage/frequency domain that is separate from the core domain. This architecture enables the control of the relative speed between the cores and memory hierarchy without introducing synchronization delays within the NoC. DVFS for this architecture is more complex than individual link/core-based DVFS since it involves spatially distributed monitoring and control. We propose an average memory access time (AMAT)-based monitoring technique and integrate it with DVFS based on PID control theory. Simulations on PARSEC benchmarks yield a 27% energy savings with a negligible impact on system performance.

published proceedings

  • ACM Transactions on Design Automation of Electronic Systems (TODAES)

author list (cited authors)

  • Chen, X. i., Xu, Z., Kim, H., Gratz, P., Hu, J., Kishinevsky, M., & Ogras, U.

citation count

  • 22

complete list of authors

  • Chen, Xi||Xu, Zheng||Kim, Hyungjun||Gratz, Paul||Hu, Jiang||Kishinevsky, Michael||Ogras, Umit

publication date

  • October 2013