Information Theoretic Approach to Address Delay and Reliability in Long On-Chip Interconnects Conference Paper uri icon

abstract

  • With shrinking feature size and growing integration density in the Deep Sub-Micron technologies, the global buses are fast becoming the "weakest-links" in VLSI design. They have large delays and are error-prone. Especially, in system-on-chip (SoC) designs, where parallel interconnects run over large distances, the effects of crosstalk are detrimental to the overall system performance due to the large delays and un-reliability involved. This paper presents an information theoretic approach to address delay and reliability in long interconnects. A framework to calculate the capacity of a physical wire is laid out herein. The results for 8-bit wide buses of varying lengths in 0.1m technology are also presented. The wires are modeled based on their calculated parasitic (R,L,C) values and the coupling (C,L) parameters. Using this model, results are obtained for the data transfer capacity of long interconnects. It is seen that for wide buses, the signal delay distribution has a long tail, meaning that most signals arrive at the output much faster than the worst case delay. Using communication-theory, these "good" signals arriving early can be used to predict/correct the "few" signals arriving late. Further, results show that for every bus configuration, there exists an optimal frequency of transmission that will result in the maximum data transfer rate. Also, this optimal frequency is higher than the pessimistic worst case delay based clock design. Copyright 2006 ACM.

name of conference

  • 2006 IEEE/ACM International Conference on Computer Aided Design

published proceedings

  • 2019 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)

author list (cited authors)

  • Singhal, R., Choi, G., & Mahapatra, R.

complete list of authors

  • Singhal, R||Choi, Gwan||Mahapatra, R

publication date

  • January 1, 2006 11:11 AM