Low Power Reconfiguration Technique for Coarse-Grained Reconfigurable Architecture
- Additional Document Info
- View All
Coarse-grained reconfigurable architectures (CGRAs) require many processing elements (PEs) and a configuration memory unit (configuration cache) for reconfiguration of its PE array. Although this structure is meant for high performance and flexibility, it consumes significant power. Specially, power consumption by configuration cache is explicit overhead compared to other types of intellectual property (IP) cores. Reducing power is very crucial for CGRA to be more competitive and reliable processing core in embedded systems. In this paper, we propose a reusable context pipelining (RCP) architecture to reduce power-overhead caused by reconfiguration. It shows that the power reduction can be achieved by using the characteristics of loop pipelining, which is a multiple instruction stream, multiple data stream (MIMD)-style execution model. RCP efficiently reduces power consumption in configuration cache without performance degradation. Experimental results show that the proposed approach saves much power even with reduced configuration cache size. Power reduction ratio in the configuration cache and the entire architecture are up to 86.33% and 37.19%, respectively, compared to the base architecture. 2006 IEEE.
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
author list (cited authors)
Kim, Y., Mahapatra, R. N., Park, I., & Choi, K.
complete list of authors
Kim, Yoonjin||Mahapatra, Rabi N||Park, Ilhyun||Choi, Kiyoung