Detection of bridging faults in logic resources of configurable FPGAs using IDDQ
- Additional Document Info
- View All
This paper presents an IDDQ-based test strategy for detecting bridging faults in the logic resources of reprogrammable Field Programmable Gate Arrays (FPGAs). The approach utilizes the programmability of the Configurable Logic Blocks (CLBs) to achieve 100% coverage of IDDQ-testable bridging faults. Since reconfiguration programming time can dominate total test time, even with slow IDDQvectors, we use a bottom-up test generation approach to minimize the number of programming phases first, and then to minimize the number of test vectors. 100% coverage for IDDQ-testable bridging faults is achieved in 5 programming phases and 16 IDDQvectors in the Xilinx XC4000 FPGA family. The RAM modes are tested in a further phase, using 48 test vectors and 38 IDDQmeasurements.
IEEE International Test Conference (TC)
author list (cited authors)
Zhao, L., Walker, D., & Lombardi, F.
complete list of authors
Zhao, L||Walker, DMH||Lombardi, F