Buffered Steiner Trees for Difficult Instances Academic Article uri icon


  • With the rapid scaling of integrated-circuit technology, buffer insertion has become an increasingly critical optimization technique in high-performance design. The problem of finding a buffered Steiner tree with optimal delay characteristics has been an active area of research and excellent solutions exist for most instances. However, there exists a class of real "difficult" instances, which are characterized by a large number of sinks (e.g., 20-100), large variations in sink criticalities, nonuniform sink distribution, and varying polarity requirements. Existing techniques are either inefficient, wasteful of buffering resources, or unable to find a high-quality solution. We propose C-tree, a two-level construction that first clusters sinks with common characteristics together, constructs low-level Steiner trees for each cluster, then performs a timing-driven Steiner construction on the top-level clustering. We show that this hierarchical approach can achieve higher quality solutions with fewer resources compared to traditional timing-driven Steiner trees.

published proceedings

  • IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

author list (cited authors)

  • Alpert, C. J., Gandham, G., Hrkic, M., Hu, J., Kahng, A. B., Lillis, J., ... Sullivan, A. J.

citation count

  • 16

complete list of authors

  • Alpert, Charles J||Gandham, Gopal||Hrkic, Milos||Hu, Jiang||Kahng, Andrew B||Lillis, John||Liu, Bao||Quay, Stephen T||Sapatnekar, Sachin S||Sullivan, AJ

publication date

  • January 2002