A TDM Test Scheduling Method for Network-on-Chip Systems Conference Paper uri icon

abstract

  • Much current research has focused on employing Network-on-Chips (NoC's) for communication among numerous cores on large scale SoC's. One side benefit of such designs is the potential to utilize this communication infrastructure with little modification for manufacturing test delivery. In this paper we present a test scheduling approach for such designs that minimizes test time through high-speed test delivery over the network and lower rate test execution at the target cores. To achieve this, test data are interleaved over the network in a time division multiplexed (TDM) approach. Experimental results with the ITC'02 SoC benchmarks are proposed that show substantial test time reduction beyond single speed techniques. Further enhancements are presented that overcome some deficiencies in the simplest approach. © 2005 IEEE.

name of conference

  • 2005 Sixth International Workshop on Microprocessor Test and Verification

published proceedings

  • 2005 Sixth International Workshop on Microprocessor Test and Verification

author list (cited authors)

  • Nolen, J., & Mahapatra, R

citation count

  • 12

complete list of authors

  • Nolen, John||Mahapatra, Rabi

publication date

  • November 2005

publisher