Standard cell characterization considering lithography induced variations
- Additional Document Info
- View All
As VLSI technology scales toward $65nm$ and beyond, both timing and power performance of integrated circuits are increasingly affected by process variations. In practice, people often treat systematic components of the variations, which are generally traceable according to process models, in the same way as random variations in process corner based methodologies. Consequently, the process corner models are unnecessarily pessimistic. In this paper, we propose a new cell characterization methodology which captures lithography induced gate length variations. A new technique of dummy poly insertion is suggested to shield inter-cell optical interferences. This technique together with standard cells characterized using our methodology will let current design flows comprehend the variations almost without any changes. Experimental results on industrial designs indicate that our methodology can averagely reduce timing variation window by 8%-25%, power variation window by 55% when compared to a worst case approach. For an industrial low power design, over 300ps reduction on the path delay variation is obtained by using cells characterized according to our methodology. Copyright 2006 ACM.
name of conference
the 43rd annual conference
Proceedings of the 43rd annual conference on Design automation - DAC '06
author list (cited authors)
Cao, K. e., Dobre, S., & Hu, J.
complete list of authors
Cao, Ke||Dobre, Sorin||Hu, Jiang