Scaling to the end of silicon with EDGE architectures
- Additional Document Info
- View All
Microprocessor designs are on the verge of a post-RISC era in which companies must introduce new ISAs to address the challenges that modern CMOS technologies pose while also exploiting the massive levels of integration now possible. To meet these challenges, we have developed a new class of ISAs, called explicit data graph execution (EDGE), that will match the characteristics of semiconductor technology over the next decade. The TRIPS architecture is the first instantiation of an EDGE instruction set, a new, post-RISC class of instruction set architectures intended to match semiconductor technology evolution over the next decade, scaling to new levels of power efficiency and high performance.
author list (cited authors)
Burger, D., Keckler, S. W., McKinley, K. S., Dahlin, M., John, L. K., Lin, C., ... Yoder, W
complete list of authors
Burger, D||Keckler, SW||McKinley, KS||Dahlin, M||John, LK||Lin, C||Moore, CR||Burrill, J||McDonald, RG||Yoder, W