On-Chip Interconnection Networks of the TRIPS Chip Academic Article uri icon

abstract

  • The TRIPS chip prototypes two networks on chip to demonstrate the viability of a routed interconnection fabric for memory and operand traffic. In a 170-million-transistor custom ASIC chip, these NoCs provide system performance within 28 percent of ideal noncontended networks at a cost of 20 percent of the die area. Our experience shows that NoCs are area- and complexity-efficient means of providing high-bandwidth, low-latency on-chip communication. © 2007 IEEE.

author list (cited authors)

  • Gratz, P., Kim, C., Sankaralingam, K., Hanson, H., Shivakumar, P., Keckler, S. W., & Burger, D.

citation count

  • 65

publication date

  • September 2007