APCR: an adaptive physical channel regulator for on-chip interconnects Conference Paper uri icon


  • Chip Multi-Processor (CMP) architectures have become mainstream for designing processors. With a large number of cores, Network- On-Chip (NOC) provides a scalable communication method for CMP architectures, where wires become abundant resources available inside the chip. NOC must be carefully designed to meet constraints of power and area, and provide ultra low latencies. In this paper, we propose an Adaptive Physical Channel Regulator (APCR) for NOC routers to exploit huge wiring resources. The flit size in an APCR router is less than the physical channel width (phit size) to provide finer granularity flow control. An APCR router allows flits from different packets or flows to share the same physical channel in a single cycle. The three regulation schemes (Monopolizing, Fair-sharing and Channel-stealing) intelligently allocate the output channel resources considering not only the availability of physical channels but the occupancy of input buffers. In an APCR router, each Virtual Channel can forward a dynamic number of flits every cycle depending on the run-time network status. Our simulation results using a detailed cycle-accurate simulator show that an APCR router improves the network throughput by over 100% in synthetic workloads, compared with a traditional design with the same buffer size. An APCR router can outperform a traditional router even if the buffer size is halved. Copyright © 2012 by the Association for Computing Machinery, Inc. (ACM).

author list (cited authors)

  • Wang, L., Kumar, P., Yum, K. H., & Kim, E. J.

citation count

  • 7

publication date

  • January 2012