Programmable switched-capacitor bump equalizer architecture Academic Article uri icon

abstract

  • A versatile and economical switched-capacitor (SC) equalizing structure to compensate attenuation characteristics is presented. The monolithic SC bump equalizer has three operational amplifiers and six capacitor banks to independently control 0, bandwidth, and the peak voltage gain steps for the bump (and dip) frequency response. The bump equalizer has been integrated using 3-m CMOS (p-well) technology and occupies an area of 3.36 mm2 including an additional test amplifier and test buffer. The circuit operating from 5-V power supplies typically dissipates 60 mW when sampled at 75 kHz. 1990 IEEE

published proceedings

  • IEEE Journal of Solid-State Circuits

author list (cited authors)

  • Duque-Carrillo, J. F., Silva-Martinez, J., & Sanchez-Sinencio, E.

citation count

  • 18

complete list of authors

  • Duque-Carrillo, JF||Silva-Martinez, J||Sanchez-Sinencio, E

publication date

  • January 1990