Clock network minimization methodology based on incremental placement Conference Paper uri icon


  • In ultra-deep submicron VLSI circuits, clock network is a major source of power consumption and power supply noise. Therefore, it is very important to minimize clock network size. Traditional design methodologies usually let the clock router to undertake the task of clock network minimization independently. Since a clock routing is carried out based on register locations, register placement actually has fundamental influence to a clock network size. In this paper, we propose a new clock network design methodology that incorporates register placement optimization. Given a cell placement result, incremental modifications are performed according to clock skew specifications. The incremental placement change moves registers toward preferred locations that may enable a small clock network size. At the same time, the side-effect to logic cell placement and wire connections is controlled. Experimental results on benchmark circuits show that the proposed methodology can reduce clock network size considerably with limited impact on signal net wirelength and critical path delay. 2005 IEEE.

published proceedings

  • Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

author list (cited authors)

  • Huang, L., Cai, Y., Zhou, Q., Hong, X., Hu, J., & Lu, Y.

complete list of authors

  • Huang, L||Cai, Y||Zhou, Q||Hong, X||Hu, J||Lu, Y

publication date

  • December 2005