publisher of Evaluation of Dynamic-Threshold Logic for Low-Power VLSI Design in 0.13um PD-SOI.. 263-263. 2003
