Palaniappan, Arun (2012-02). Modeling, Optimization and Power Efficiency Comparison of High-speed Inter-chip Electrical and Optical Interconnect Architectures in Nanometer CMOS Technologies. Master's Thesis. Thesis