A Hybrid Seven-Level Dual-Inverter Scheme With Reduced Switch Count and Increased Linear Modulation Range
Academic Article
-
- Overview
-
- Research
-
- Identity
-
- Additional Document Info
-
- Other
-
- View All
-
Overview
published proceedings
-
IEEE TRANSACTIONS ON POWER ELECTRONICS
author list (cited authors)
-
Pal, S., Gopakumar, K., Loganathan, U., Abu-Rub, H., & Zielinski, D.
citation count
complete list of authors
-
Pal, Souradeep||Gopakumar, K||Loganathan, Umanand||Abu-Rub, Haitham||Zielinski, Dariusz
publication date
publisher
published in
Research
keywords
-
Capacitors
-
Harmonic Analysis
-
Induction Motor (im) Drive
-
Inverters
-
Pulse Width Modulation
-
Pulsewidth Modulation (pwm)
-
Seven-level Inverter
-
Space Vector Structure (svs)
-
Switches
-
Topology
-
Voltage
Identity
Digital Object Identifier (DOI)
Additional Document Info
start page
end page
volume
issue
Other
URL
-
http://dx.doi.org/10.1109/tpel.2022.3217439