An On-Chip Loopback Block for RF Transceiver Built-In Test Academic Article uri icon

abstract

  • This brief addresses the realization of an on-chip block for built-in testing of RF transceivers with the loopback method. Design issues and measurement results are discussed, giving practical insights into closing the signal path between transmitter (Tx) and receiver (Rx) sections. The circuit is intended for cost-efficient production testing of RF front-end blocks with on-chip power detectors and bit-error-rate analysis at baseband frequencies for integrated transceivers operating in the 1.9- to 2.4-GHz range. It can provide 40-200 MHz Tx-Rx frequency shifting and 26-42 dB continuous attenuation while consuming a 0.052- mm2die area in 0.13-μ CMOS technology and ∼12 mW of power when activated in test mode. © 2009 IEEE.

author list (cited authors)

  • Onabajo, M., Silva-Martinez, J., Fernandez, F., & Sánchez-Sinencio, E.

citation count

  • 11

publication date

  • May 2009