Modeling Power Supply Noise in Delay Testing Academic Article uri icon

abstract

  • Excessive power supply noise can affect path delay in ICs. Silicon results show that filling of don't-care bits in test patterns can cause as much as 15% delay variation. Such extra delay may cause overkill during delay test. This article describes two types of low-cost noise models, compares them in model accuracy and application, and provides directions for model improvement. Excessive noise may come from compaction or filling during delay test generation. Experiments show how noise varies with different filling approaches, and how compaction is affected when the noise level for compacted tests is constrained. © 2007 IEEE.

author list (cited authors)

  • Wang, J., Walker, D. M., Lu, X., Majhi, A., Kruseman, B., Gronthoud, G., ... Eichenberger, S.

citation count

  • 25

publication date

  • May 2007