A new methodology for interconnect parasitics extraction considering photo-lithography effects Conference Paper uri icon


  • Even with the wide adaptation of resolution enhancement techniques in sub-wavelength lithography, the geometry of the fabricated interconnect is still quite different from the drawn one. Existing Layout Parasitic Extraction (LPE) tools assume perfect geometry, thus introducing significant error in the extracted parasitic models, which in turn cases significant error in timing verification and signal integrity analysis. Our simulation shows that the RC parasitics extracted from perfect GDS-II geometry can be as much as 20% different from those extracted from the post litho/etching simulation geometry. This paper presents a new LPE methodology and related fast algorithms for interconnect parasitic extraction under photolithographic effects. Our methodology is compatible with the existing design flow. Experimental results show that the proposed methods are accurate and efficient. 2007 IEEE.

name of conference

  • 2007 Asia and South Pacific Design Automation Conference

published proceedings


author list (cited authors)

  • Zhou, Y., Li, Z., Tian, Y., Shi, W., & Liu, F.

citation count

  • 16

complete list of authors

  • Zhou, Ying||Li, Zhuo||Tian, Yuxin||Shi, Weiping||Liu, Frank

publication date

  • January 2007