IEEE P1581 - Getting More Board Test Out of Boundary Scan
Conference Paper
Overview
Identity
Additional Document Info
Other
View All
Overview
abstract
IEEE P1581 has undergone significant improvement since its introduction. This paper explains the choice of simple, low overhead solutions the proposed standard provides in overcoming one of Boundary Scan's greatest bottlenecks: test of complex memory devices. Design for Testability guidelines are provided to allow board designers and test engineers to take full advantage of this new test technique. 2006 IEEE.