Test generation for global delay faults Conference Paper uri icon

abstract

  • This paper describes test generation for delay faults caused by global process disturbances. The correlations between path delays is used to reduce the number of paths that must be tested. We build macro models of path delays as a function of process parameters to reduce test generation time. The test generation problem is formulated as a nonlinear optimization using a set of candidate paths supplied by a path generator. Results are given for the ISCAS85 benchmarks.

author list (cited authors)

  • Luong, G. M., & Walker, D.

publication date

  • December 1996