Lu, Xiang (2006-04). Fault modeling, delay evaluation and path selection for delay test under process variation in nano-scale VLSI circuits. Doctoral Dissertation. Thesis