Tiling Parity-Check Matrix for Reduced Complexity High Throughput Low-Density Parity-Check Decoders Conference Paper uri icon

abstract

  • An approach for reducing hardware complexity of LDPC decoders is presented in this paper. Low-density parity-check (LDPC) codes have a sparse parity-check matrix (H matrix). In LDPC decoder, the H matrix is stored in memory and contains information about the parity check constraints. The approach presented in this paper constructs several sub-matrices (pseudo random patterns) that are repeatedly used to form the H matrix. The merits of this approach on the decoder architecture are two-fold. First, the switch logic associated with data forwarding in and out of the memory blocks, or alternately the routing of bit nodes to check nodes is simplified. Second, this approach reduces information stored in the design about the H matrix. Thus, the hardware complexity of the decoder is significantly reduced with an added advantage of increased throughput. LDPC code performance simulation results show that the proposed approach does not compromise the Bit error rate performance (BER) compared to that of ideal/optimal H matrix for same code length (N = 2040) and rate. © 2005 IEEE.

author list (cited authors)

  • Selvarathinam, A., & Choi, G.

citation count

  • 0

publication date

  • January 2005

publisher