Wear-out simulation environment for VLSI designs Conference Paper uri icon


  • This paper introduces a new simulation-based approach for the reliability prediction of VLSI designs. The approach combines the switch-level circuit simulation and the device-level Monte Carlo simulation to achieve a realistic reliability assessment. The Monte Carlo analysis makes use of importance sampling to reduce the run lengths. Key advantages of this approach are that it can closely mimic dynamic sequences of events in a device over time, localize the weak locations/aspects of a target chip, and generate time-to-failure (TTF) distribution for an entire VLSI chip. In the current implementation, two common IC failure modes (electromigration and oxide breakdown) are simultaneously simulated under varying operating environments and fabrication technology parameters. In particular, operating voltage, temperature and the device dimension are varied and, the impact of technology improvements, such as reduced dimension on reliability, is quantified. The use of this environment for developing reliable VLSI systems is illustrated with a case study of a custom-designed microprocessor chip.

name of conference

  • FTCS-23 The Twenty-Third International Symposium on Fault-Tolerant Computing

published proceedings

  • FTCS-23 The Twenty-Third International Symposium on Fault-Tolerant Computing

author list (cited authors)

  • Choi, G. S., & Iyer, R. K.

citation count

  • 3

complete list of authors

  • Choi, GS||Iyer, RK

publication date

  • January 1993

published in