FAULT TOLERANCE TECHNIQUES FOR SYSTOLIC ARRAYS
Academic Article
Overview
Identity
Additional Document Info
Other
View All
Overview
abstract
This article describes various techniques for fault tolerance that can be applied to systolic array architectures. The approach of algorithm-based fault tolerance is shown to be the natural one for such systems. Copyright 1987 by The Institute of Electrical and Electronics Engineers, Inc.