ALGORITHM-BASED FAULT-DETECTION FOR SIGNAL-PROCESSING APPLICATIONS Academic Article uri icon

abstract

  • The increasing demands for high-performance signal processing along with the availability of inexpensive high-performance processors have resulted in numerous proposals for special-purpose array processors for signal processing applications. This correspondence presents a functional-level concurrent error-detection scheme for such VLSI signal processing architectures proposed for the FFT and QR factorization. Some basic properties involved in such computations are used to check the correctness of the computed output values. This fault detection scheme is shown to be applicable to a class of problems rather than a particular problem unlike the earlier algorithm-based error-detection techniques. The effects of roundoff/truncation errors due to finite-precision arithmetic are evaluated. It is shown that the error coverage is high with large word sizes. 1990 IEEE

published proceedings

  • IEEE TRANSACTIONS ON COMPUTERS

altmetric score

  • 6

author list (cited authors)

  • REDDY, A., & BANERJEE, P.

citation count

  • 143

complete list of authors

  • REDDY, ALN||BANERJEE, P

publication date

  • January 1990