Design Issues for Monolithic DCDC Converters Academic Article uri icon

abstract

  • This paper presents various ideas for integrating different components of dc-dc converter on to a silicon chip. These converters are intended to process power levels up to 0.5 W. Techniques for integrating capacitors and design issues for MOS transistors are discussed. The most complicated design issue involves inductors. Expressions for trace resistance and inductance estimation of on-chip planar spiral inductor on top metal layer of CMOS process are compared. These inductors have high series resistance due to low metal trace thickness, capacitive coupling with substrate and other metal traces, and eddy current loss. As an alternative, a CMOS compatible three-dimensional (3-D) surface micromachining technology known as plastic deformation magnetic assembly (PDMA) is used to fabricate high quality inductors with small footprints. Experimental results from a monolithic buck converter using this PDMA inductor are presented. A major conclusion of this work is that the 3-D "post-process" technology is more viable than traditional integrated circuit assembly methods for realizing of micro-power converters. 2005 IEEE.

published proceedings

  • IEEE Transactions on Power Electronics

altmetric score

  • 3

author list (cited authors)

  • Musunuri, S., Chapman, P. L., Zou, J., & Liu, C.

citation count

  • 54

complete list of authors

  • Musunuri, Surya||Chapman, Patrick L||Zou, Jun||Liu, Chang

publication date

  • May 2005