Wideband Continuous-Time Multi-Bit Delta-Sigma ADCs Chapter uri icon


  • This chapter deals with the design of DS modulators for wireless applications. Two case studies are presented to discuss general design issues and to give insights into the possibilities that exist for solving contemporary challenges with time-domain processing techniques. The first architecture employs a time-to-digital converter based on pulse-width. Its time-based single-level DAC achieves linear multi-bit feedback, leading to the DS modulator's dynamic range of 68 dB. The second architecture employs a 7-phase 400 MHz clocking scheme to control time-based processing in the 3-bit two-step quantizer and DAC. Fabricated in a 0.18 m CMOS technology, the 5th-order modulator achieves a peak SNDR of 67.7 dB in 25 MHz bandwidth, consumes 48 mW, and occupies a die area of 2.6 mm2. This modulator has a measured SFDR of 78 dB and in-band IM3 under -72 dB at -2dBFS. 2011 Springer Science+Business Media B.V.

author list (cited authors)

  • Silva-Martinez, J., Lu, C., Onabajo, M., Silva-Rivas, F., Dhanasekaran, V., & Gambhir, M.

citation count

  • 1

complete list of authors

  • Silva-Martinez, J||Lu, C-Y||Onabajo, M||Silva-Rivas, F||Dhanasekaran, V||Gambhir, M

editor list (cited editors)

  • Casier, H., Steyaert, M., & van Roermund, A.

Book Title

  • Analog Circuit Design

publication date

  • February 2011