Wear-Aware Adaptive Routing for Networks-on-Chips Conference Paper uri icon

abstract

  • Copyright is held by the owner/author(s). Chip-multiprocessors are facing worsening reliability due to prolonged operational stresses, with their tile-interconnecting Network-on-Chip (NoC) being especially vulnerable to wearout-induced failure. To tackle this ominous threat we present a novel wear-aware routing algorithm that continuously considers the stresses the NoC experiences at runtime, along with temperature and fabrication process variation metrics, steering traffic away from locations that are most prone to Electromigration (EM)- and Hot-Carrier Injection (HCI)-induced wear. Under realistic applications our wear-aware algorithm yields 66% and 8% average increases in mean-time-to-failure for EM and HCI, respectively.

name of conference

  • NOCS '15: International Symposium on Networks-on-Chip

published proceedings

  • Proceedings of the 9th International Symposium on Networks-on-Chip

author list (cited authors)

  • Vitkovski, A., Soteriou, V., & Gratz, P. V

citation count

  • 1

complete list of authors

  • Vitkovski, Arseniy||Soteriou, Vassos||Gratz, Paul V

publication date

  • January 2015

publisher

  • ACM  Publisher