1998 IEEE. In this paper, a clock recovery architecture is proposed. Although it employs a single high frequency loop, the structure behaves as the typical double loop clock recovery system. The proposed topology uses a high frequency phase detector, a low frequency loop and avoids the use of quadrature VCOs.