CMOS ADC-based receivers for high-speed electrical and optical links Academic Article uri icon

abstract

  • © 1979-2012 IEEE. CMOS ADC-based serial link receivers enable powerful digital equalization and symbol detection techniques for high data rate operation over electrical and optical wireline channels. Common ADC architectures and equalization techniques that allow 10 Gb/s and higher operation are surveyed in this article. As time-interleaving is most often employed to achieve these high sampling rates, the associated errors and calibration techniques are presented. The impact of ADC quantization noise on receiver performance and how this can be improved via embedded partial analog equalization are detailed. A description of a 65 nm CMOS hybrid ADC-based receiver architecture that employs a 3-tap analog FFE embedded inside a 6-bit asynchronous successive approximation register (SAR) ADC and a per-symbol dynamically enabled digital equalizer operating at 10 Gb/s concludes the discussion.

author list (cited authors)

  • Palermo, S., Hoyos, S., Shafik, A., Tabasy, E. Z., Cai, S., Kiran, S., & Lee, K.

citation count

  • 4

publication date

  • October 2016